



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/803,464

03/18/2004

Jonathan A. Noquil

90065.001400/.67130.00

5519

7590

02/25/2005

Thomas R. FitzGerald, Esq.
16 E. Main Street, Suite 210
Rochester, NY 14614-1803

EXAMINER

QUACH, TUAN N

ART UNIT

PAPER NUMBER

2826

DATE MAILED: 02/25/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/803,464	Applicant(s) NOQUIL ET AL.	
	Examiner Tuan Quach	Art Unit 2826	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-8 is/are pending in the application.
4a) Of the above claim(s) 7 and 8 is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-6 is/are rejected.
- 7) ☐ Claim(s) ____ is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 06 August 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. ____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|--|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>3/18/04</u> . | 6) <input type="checkbox"/> Other: ____ |

DETAILED ACTION

Election/Restrictions

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- I. Claims 1-6, drawn to a semiconductor device classified in class 257, subclass 666.
- II. Claims 7-8, drawn to a method of making a semiconductor, classified in class 438, subclass 123.

The inventions are distinct, each from the other because of the following reasons:

Inventions II and I are related as process of making and product made. The inventions are distinct if either or both of the following can be shown: (1) that the process as claimed can be used to make other and materially different product or (2) that the product as claimed can be made by another and materially different process (MPEP § 806.05(f)). In the instant case the product as claimed can be made by another and materially different process wherein rather than etching the lower surface of the central die pad, an additive process is employed to form the raised land.

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.

Applicant is advised that the reply to this requirement to be complete must include an election of the invention to be examined even though the requirement be traversed (37 CFR 1.143).

During a telephone conversation with applicant's attorney Thomas R. FitzGerald on February 9, 2005 a provisional election was made without traverse to prosecute the invention of group I, claims 1-6. Affirmation of this election must be made by applicant in replying to this Office action. Claims 5 and 6 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention.

Claim rejections – 35 U.S.C. 112

Claims 2, 3, and 5 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 2 line 2, "the half etched die pad" lacks antecedent basis as to the half-etch recitation. In claim 3, line 2, "comprising a of ball contacts" is erroneous, "a of" should be deleted. In claim 5, "source and gates bump connected . . ." is grammatically erroneous.

Claim rejections – 35 U.S.C. 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein

Art Unit: 2826

were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1, 3, 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Joshi taken with Huang.

Regarding claims 1, 3, 4, Joshi 6,798,044 teaches a multi flip chip module comprising a leadframe 11, an integrated circuit, e.g., die 12, mounted on a first surface of the lead frame 11, a die including a MOSFET 13 flip chip mounted on the other surface of the lead frame, molded body 14 encapsulating the integrated circuit and leaving exposed at least one surface of the MOSFET devices, wherein the exposure permits the joining to a printed circuit board or electrical component board (e.g., column 2 line 52), (e.g., as in claim 3 and 4). That the MOSFET would encompass the power mosfet would have been obvious, e.g., column 1 line 23. Alternatively, such intended use would have been apparent as it would have been obvious to one skilled in the art that the MOSFET device would be capable of such use. See column 1 line 25 to column 3 line 61. Joshi lacks anticipation primarily in that the die pad terminology is not employed and connections using outer leads and bonding wires are not shown.

Huang 2002/0113305 teaches die pad, e.g., 410, for mounting the semiconductor die wherein a leadframe, e.g., 41 correspond to a die pad 410 and leads 411, the die 40 is mounted on die pad 410. See [0047]. The provision of the leads 411 on the lead

Art Unit: 2826

frame and the bonding wires 42 for connection thereto is also taught, including the connection between bond contacts or bond pads from outer leads to contact areas of the integrated circuit via bonding wires. See [0046] and [0056].

Accordingly, it would have been obvious to one skilled in the art in practicing the above invention to have employed the outer leads and the bonding wires for providing connections since such structures for connection are conventional and advantageous to permit electrical connections to be made to the devices in question. The portion of the lead frame wherein the semiconductor die is mounted corresponds to the die pad as evidenced by Huang; alternatively, such die pad would have been obvious and advantageous for mounting of semiconductor die as evidenced by Huang.

Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Joshi taken with Huang as applied to claims 1, 3, 4 above, and further in view of Estacio et al and Huang et al.

The references as applied above do not explicitly recite the source bump contacts in the surface of the MOSFETs and the gate bump contacts extending to a corresponding outer lead. Estacio et al. 2003/0189248 teaches the provision of gate bump contacts, eg., 54, and source bump contacts, e.g., 61/63 for the necessary connections to the device components in question. See the abstract, [0018-0024].

It would have been obvious to one skilled in the art in practicing the above invention to have provided the source bump contacts and gate bump contacts since such correspond to conventional structures enabling connections to the device components as evidenced by Estacio et al. The provision of half-etch die pad would

Art Unit: 2826

have been conventional and obvious as evidenced by Huang et al. 2001/0001069, [0019] wherein the half-etch metal base would permit the die pad and metal studs to be identified.

Claims 5 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Joshi taken with Huang and Woodworth et al.

Joshi 6,798,044 teaches a multi flip chip module comprising a leadframe 11, an integrated circuit, e.g., die 12, mounted on a first surface of the lead frame 11, a die including a MOSFET 13 flip chip mounted on the other surface of the lead frame, peripheral leads 15, molded body 14 encapsulating the integrated circuit and leaving exposed at least one surface of the MOSFET devices, wherein the exposure permits the joining to a printed circuit board or electrical component board (e.g., column 2 line 52), (e.g., as in claim 3 and 4). That the MOSFET would encompass the power mosfet would have been obvious, e.g., column 1 line 23. Alternatively, such intended use would have been apparent as it would have been obvious to one skilled in the art that the MOSFET device would be capable of such use. See column 1 line 25 to column 3 line 61. Joshi lacks anticipation primarily in that the die pad terminology is not employed and connections using outer leads and bonding wires are not shown.

Huang 2002/0113305 teaches die pad, e.g., 410, for mounting the semiconductor die wherein a leadframe, e.g., 41 connrespond to a die pad 410 and leads 411, the die 40 is mounted on die pad 410. See [0047]. The provision of the leads 411 on the lead frame and the bonding wires 42 for connection thereto is also taught, including the

Art Unit: 2826

connection between bond contacts or bond pads from outer leads to contact areas of the integrated circuit via bonding wires. See [0046] and [0056].

Woodworth et al. 6,476,481 teaches source and gate bumps or electrodes 43 and 44 on the die 22 (column 4 lines 47-65) wherein the frame 35 is patterned to contain external lead conductors, e.g., 25, 27, for connections to the components of the power MOSFET die. The provision of bonding wires source electrodes, is also shown.

Accordingly, it would have been obvious to one skilled in the art in practicing the above invention to have employed the outer leads and the bonding wires for providing connections since such structures for connection are conventional and advantageous to permit electrical connections to be made to the devices in question. The portion of the lead frame wherein the semiconductor die is mounted corresponds to the die pad as evidenced by Huang; alternatively, such die pad would have been obvious and advantageous for mounting of semiconductor die as evidenced by Huang.

It would have been conventional and obvious to have provided the source and gate bumps for connection wherein the lead frame 3 is patterned such that connections to leads from the source and gate bump connections can be provided as evidenced by Woodworth et al.

Regarding claim 6, the encapsulation using molding insulating resin is notoriously conventional as disclosed above, Joshi, column 2 line 2, Huang [0046], and as such would have been obvious.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Art Unit: 2826

Seo 5,780,926 and Divakar et al. 2004/0212074 are made of record.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Quach whose telephone number is (571) 272-1717. The examiner can normally be reached on M - F from 8:15 AM to 4:15 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor Nathan Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (571) 272-1562.



Tuan Quach
Primary Examiner